


Original document

## SEMICONDUCTOR INTEGRATED CIRCUIT

Patent number: JP11027148  
 Publication date: 1999-01-29  
 Inventor: OGAWA KATSUHISA; OMI TADAHIRO; SHIBATA SUNAO  
 Applicant: OMI TADAHIRO; CANON KK  
 Classification:  
 - international: **H03M1/40; H03M1/38**; (IPC1-7): H03M1/40  
 - european:  
 Application number: JP19970176865 19970702  
 Priority number(s): JP19970176865 19970702

Also published as:


 US6259393 (B1)

[View INPADOC patent family](#)

[Report a data error here](#)

### Abstract of JP11027148

**PROBLEM TO BE SOLVED:** To prevent the increase of a circuit scale and the increase of power consumption from being invited even if a D/A converter is used. **SOLUTION:** This circuit has signal amplifying means (2 and 10) which switch gain to one time or two times, operation processing means (7 and 9) which perform subtraction processing of a signal to be inputted and reference voltage and output them or output them without performing subtraction processing, a switching means 8 in which one switch terminal is connected to a signal input terminal, the other switch terminal is also connected to output sides of sample-and-hold means (5 and 6) and a common terminal is connected to an input side of the operation processing means, a comparator 3 which compares an output of the signal amplifying means with reference voltage and binarizes it and a switching means 11 which connects an output side of the signal amplifying means and an input side of the sample hold means. Here, the operation processing means switches between performing subtraction processing of a signal to be inputted and reference voltage to output and outputting them without performing subtraction processing based on an



output of the comparator 3.

---

Data supplied from the *esp@cenet* database - Worldwide

Description of corresponding document: **US6259393**

## BACKGROUND OF THE INVENTION

### 1. Field of the Invention

The present invention relates to a semiconductor integrated circuit and a driving method thereof and, more particularly, to a semiconductor integrated circuit suitably applicable to a successive comparison A-D converter, and a driving method thereof.

### 2. Related Background Art

With present development of digital signal processing, the A-D converters for converting an analog signal to a digital signal are important technology and the A-D converters of various methods (hereinafter referred to as AD converters) have been developed heretofore. Particularly in high-speed applications, the mainstream converters are flash AD converters wherein there are comparison voltages corresponding to all levels of a quantization range and in the case of N-bit conversion, the converter has (2N-1) comparators for concurrent comparison and encoding. Since the number of comparators was large, such AD converters were not suitable for applications to portable remote terminals and the like requiring low power consumption. Therefore, the successive comparison AD converters, which are AD converters of low power consumption, have widely been and are used.

FIG. 1 is a block diagram to show an example of the successive comparison AD converter. An analog signal to be converted is applied to input terminal 50 to be input to a (+) input terminal of comparator 51. Connected to a (-) input terminal of the comparator 51 is an output of D-A converter 54 whose input bit is set by successive comparison register 53 and which generates a comparison analog voltage.

A control circuit 52 sets a value of the successive comparison control register 53, based on a result of the comparator 51, to control the output of the DA converter 54. In the successive comparison AD converter, the analog signal input is successively converted bit by bit from MSB (Most Significant Bit) into a digital code. Let us consider successive comparison of N bits. In response to a control signal from the control circuit 52, the successive comparison register sets 1 at the N-th bit, which is the MSB, and 0 to the other bits. This code is applied to the DA converter 54 to be converted into an analog comparison signal  $V_{da}$ . In this case, the analog comparison signal  $V_{da}$  is generated as a voltage equal to a half of the entire quantization range, which is compared with the analog input signal  $V_{in}$  applied to the input terminal 50. When  $V_{in} > V_{da}$ , the output from the comparator 51 becomes "H" to be sent to the control circuit 52. Receiving "H", the control circuit 52 rewrites the data in the successive comparison register so as to set 1 to the lower bit (MSB-1) while maintaining 1 in the MSB, which is the bit having been compared so far, and then sends the result to the DA converter 54. In this case, the MSB bit is determined to be 1 and the next comparison operation is carried out with setting 1 in the (MSB-1) bit. When  $V_{in} < V_{da}$ , the output of the comparator 51 is "L" and is sent to the control circuit 52. Receiving "L", the control circuit 52 rewrites the data in the successive comparison register so as to change the MSB, which is the bit having been compared so far, from 1 to 0 and set 1 in the lower bit (MSB-1), and sends the result to the DA converter 54. In this case, the MSB bit is determined to be 0, and then the next comparison operation is carried out

with setting 1 in the (MSB-1) bit. This operation is repeated while performing the comparison and register setting in order from the upper bit to the lower bit, so that the data of the successive comparison register finally becomes a binary code resulting from the A-D conversion of the analog input signal  $V_{in}$  applied to the input terminal 50.

For configuring a successive comparison AD converter with many bits, however, the successive comparison AD converter shown in FIG. 1 was not suitable because the number of bits of the DA converter 54 for generating the analog comparison voltage needed to be the same as the number of bits of the AD converter, resulting in increasing the circuit scale and in turn increasing power consumption. The conversion accuracy of the AD converter of the successive conversion method was mainly dependent upon errors of the DA converter 54, and the increase in the number of bits degraded the accuracy of DA converter 54. As a result, the AD converter came to lack monotonicity and make a coding error.

## SUMMARY OF THE INVENTION

An object of the present invention is to provide a semiconductor integrated circuit that can perform highly accurate A-D conversion by a simple circuit configuration, and a driving method thereof.

Another object of the present invention is to provide a semiconductor integrated circuit that can perform the A-D conversion operation with low power consumption and in high integration without increase in the circuit scale, and a driving method thereof.

Still another object of the present invention is to provide a semiconductor integrated circuit comprising: signal amplifying means (2, 10 in FIG. 2) capable of switching a gain, preferably, to 1 or 2; arithmetic processing means (7, 9 in FIG. 2) connected to an input side of the signal amplifying means, the arithmetic processing means carrying out a subtraction process of a reference voltage from a signal input thereto to output a result of the subtraction process, or outputting the signal input thereto without performing the subtraction process; changeover means (8 in FIG. 2) whose one changeover terminal is connected to a signal input terminal (1 in FIG. 2) and whose other changeover terminal is connected to an output side of sample hold means (5, 6 in FIG. 2), a common terminal of the changeover means being connected to an input side of the arithmetic processing means; a comparator (3 in FIG. 2) connected to an output side of the signal amplifying means, the comparator comparing an output from the signal amplifying means with the reference voltage (12 in FIG. 2) to binarize the output; and switch means (11 in FIG. 2) connecting the output side of the signal amplifying means to an input side of the sample hold means;

wherein the arithmetic processing means (7, 9 in FIG. 2) carries out a changeover (a changeover of 9 in FIG. 2) between performing the subtraction process of the reference voltage from the signal input thereto to output the result and outputting the signal input without performing the subtraction process, based on an output from the comparator (3 in FIG. 2).

Another object of the present invention is to provide a semiconductor integrated circuit comprising: signal amplifying means (2 in FIG. 4) capable of switching a gain, preferably, to 1 or 2 and capable of performing a changeover between performing a subtraction process of a reference voltage from a signal input thereto to output a result of the subtraction process and outputting the signal input thereto without performing the subtraction process; changeover means (8 in FIG. 4) whose one changeover terminal is connected to a signal input terminal (1 in FIG. 4) and whose other changeover terminal is connected to an output side of sample hold means (5, 6 in FIG. 4), a common terminal of the changeover means being connected to an input side of the signal amplifying means; a comparator (3 in FIG. 4) connected to an output side of the signal amplifying means, the comparator comparing an output from the signal amplifying means with the reference voltage (12 in FIG. 4) to binarize the output; and switch means (11 in FIG. 4) connecting the output side of the signal amplifying means to an input side of the sample hold means; wherein the signal

amplifying means (2 in FIG. 4) carries out the changeover (a changeover of 9 in FIG. 4) between performing the subtraction process of the reference voltage from the signal input thereto to output the result and outputting the signal input thereto without performing the subtraction process, based on an output from the comparator (3 in FIG. 4).

Still another object of the present invention is to provide a method for driving a semiconductor integrated circuit comprising: signal amplifying means capable of switching a gain; arithmetic processing means connected to an input side of the signal amplifying means, the arithmetic processing means carrying out a subtraction process of a reference voltage from a signal input thereto to output a result of the subtraction process, or outputting the signal input thereto without performing the subtraction process; changeover means whose one changeover terminal is connected to a signal input terminal and whose other changeover terminal is connected to an output side of sample hold means, a common terminal of the changeover means being connected to an input side of the arithmetic processing means; a comparator connected to an output side of the signal amplifying means, the comparator comparing an output from the signal amplifying means with the reference voltage to binarize the output; and switch means connecting the output side of the signal amplifying means to an input side of the sample hold means; wherein the arithmetic processing means carries out a changeover between performing the subtraction process of the reference voltage from the signal input thereto to output the result and outputting the signal input thereto without performing the subtraction process, based on an output from the comparator, the driving method comprising an MSB (Most Significant Bit) conversion mode in which the gain of the signal amplifying means is set to 1 and the changeover means electrically connects the signal input terminal to the input side of the arithmetic processing means.

A further object of the present invention is to provide a method for driving a semiconductor integrated circuit comprising: signal amplifying means capable of switching a gain and capable of performing a changeover between performing a subtraction process of a reference voltage from a signal input thereto to output a result of the subtraction process and outputting the signal input thereto without performing the subtraction process; changeover means whose one changeover terminal is connected to a signal input terminal and whose other changeover terminal is connected to an output side of sample hold means, a common terminal of the changeover means being connected to an input side of the signal amplifying means; a comparator connected to an output side of the signal amplifying means, the comparator comparing an output from the signal amplifying means with the reference voltage to binarize the output; and switch means connecting the output side of the signal amplifying means to an input side of the sample hold means; wherein the signal amplifying means carries out the changeover between performing the subtraction process of the reference voltage from the signal input thereto to output the result and outputting the signal input thereto without performing the subtraction process, based on an output from the comparator, the driving method comprising an MSB (Most Significant Bit) conversion mode in which the gain of the signal amplifying means is set to 1 and the changeover means electrically connects the signal input terminal to the input side of the signal amplifying means.

The present invention can realize the successive conversion operation by comparing an input analog signal with the reference voltage 12 of the reference power supply and feeding the input analog signal as it is or a difference resulting from the subtraction of the reference voltage value therefrom back to the input, based on the comparison result; therefore, the present invention can achieve the simple circuit of low power consumption using only the comparator but necessitating no DA converter. This permits the highly accurate successive conversion AD converter to be constructed without increase in hardware against increase in the number of conversion bits.

In a preferred embodiment of the present invention, the gain of the signal amplifying means 2 is set to 1 in the MSB conversion mode where the first changeover means 8 electrically connects the signal input terminal 1 to the input side of the arithmetic processing means (7, 9 in FIG. 2) or the signal amplifying

means (2 in FIG. 4), or the gain of the signal amplifying means 2 is set to 2 in the conversion mode except for the MSB conversion mode, where the first changeover means electrically connects the signal input terminal to the output side of the sample hold circuit.

This setup realizes the successive comparison AD converter with the reduced number of circuit elements, which can be set in each bit conversion mode simply by switching the gain of the signal amplifying means between in the MSB conversion mode and in the conversion mode except for the MSB conversion mode.

In a preferred embodiment of the present invention, after such an operation that a signal before AD conversion is applied to the signal input terminal 1, that the signal is amplified by a factor of 1 or 2 by the signal amplifying means 2, and that a binary comparison operation of the comparator 3 is completed, first switch means 11 is switched on, whereby either after execution of the subtraction process of subtracting a signal of the reference voltage from the signal before the AD conversion when the output of the comparator is active or after execution of an arithmetic process of not performing the subtraction process of the signal of the reference voltage from the signal before the AD conversion when the output of the comparator is non-active, an output from the signal amplifying means is supplied to the sample hold circuit 5.

This setup achieves highly accurate AD conversion even with increase in the number of conversion bits using only a 1-bit AD converter in terms of the hardware in such a way that the suitable processes are carried out for the input analog signal to be converted, based on the quantized result, by use of one comparator or 1-bit AD converter and the signal is held as input information of the next conversion bit.

In a preferred embodiment of the present invention, the signal amplifying means comprises an operational amplifier (2 in FIG. 4), a non-inverting input terminal of the operational amplifier is connected through first capacitor means (23 in FIG. 4) to second changeover means (20 in FIG. 4), one terminal of the second changeover means is connected to a second reference power supply (27 in FIG. 4), the other terminal is connected to an output of the first changeover means (8 in FIG. 4), an inverting input terminal of the operational amplifier is connected through second capacitor means (24 in FIG. 4) to third changeover means (9 in FIG. 4) and also connected through third capacitor means (25 in FIG. 4) to the output of the operational amplifier, one terminal of the third changeover means is connected to the ground potential (27 in FIG. 4), the other terminal is connected to the first reference power supply (12 in FIG. 4), and the third changeover means is controlled by a binary output from the comparator.

This setup permits the difference between the input voltage value and the reference voltage value to be input accurately by alternate writing of the reference voltage value and the input signal value through the first capacitor means connected to the non-inverting input terminal of the operational amplifier, thus realizing the accurate signal processing without being affected by the offset of the operational amplifier or the like. Since the conversion operation of the compared input analog signal to the lower bit can be realized by the simple control and circuit configuration wherein the circuit has the switch (changeover means) connected through the second capacitor means connected to the inverting terminal of the operational amplifier to the ground potential or to the reference voltage value and wherein the switch is flipped to the reference voltage value in the reset mode or either to the reference voltage value or to the ground potential after the AD conversion, based on the output result of the comparator or 1-bit AD converter, the accuracy of range conversion can be improved remarkably and the number of quantization conversion bits of the successive comparison AD converter can be increased greatly.

In a preferred embodiment of the present invention, the third changeover means (9 in FIG. 4) is connected to the first reference power supply (12 in FIG. 4) when the binary output of the comparator (3 in FIG. 4) is active; whereas the third changeover means is connected to the ground potential (27 in FIG. 4) when the binary output is non-active.

In this setup, according to the bit conversion result, with the bit output of "H" the voltage equal to a half of the full range is subtracted from the input analog signal and the result is returned to the feedback loop; with the bit output of "L" the input analog signal is returned to the feedback loop without any process, whereby only one stage of the capacitance-coupled operational amplifier can perform the subtraction process etc. necessary for comparison of the next bit output, which enhances the accuracy, which realizes the processing circuit without a need for a special circuit, and which decreases the power consumption.

As described above, the present invention employs the signal loop circuit configuration using the capacitance-coupled operational amplifier, sample hold circuits, and 1-bit quantizing comparator to perform the quantization judgment in order from the MSB of the upper bit, thereafter perform the subtraction process from the input analog signal, based on the quantization result, perform the range expanding process, and feed the analog signal after these processes back to the input, and then perform the quantization operation of the next bit, whereby the analog processing can be carried out with high accuracy by the simple configuration including the one-stage capacitance-coupled operational amplifier and sample hold circuits, thereby realizing the successive comparison AD converter for a string of many bits in the small circuit scale, in high integration, and with low power consumption while drastically improving the quantization conversion error.

The configurations according to the present invention were described above referring to FIG. 2 and FIG. 4, but it should be noted that the present invention is by no means intended to be limited to only the configurations of FIG. 2 and FIG. 4 nor to the embodiments described hereinafter. A variety of modifications and combinations can also be suitably contemplated according to the necessity within the spirit and scope of the present invention.

#### BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a schematic circuit diagram for explaining an example of the successive comparison AD converter;

FIG. 2 is a schematic circuit diagram for explaining an example of the semiconductor integrated circuit according to the present invention;

FIG. 3 is a drawing for explaining an example of the operation in the circuit shown in FIG. 2;

FIG. 4 is a schematic circuit diagram for explaining another example of the semiconductor integrated circuit according to the present invention;

FIGS. 5, 6, 7 and 8 are circuit diagrams for explaining an example of the operation in the circuit shown in FIG. 4; and

FIGS. 9, 10, 11 and 12 are circuit diagrams for explaining an example of the operation in the circuit shown in FIG. 4 after the MSB (Most Significant Bit).

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The embodiments of the present invention will be described in detail by reference to the drawings.

##### First Embodiment

FIG. 2 is a schematic circuit diagram to show the first embodiment of the present invention. In FIG. 2, an analog signal to undergo the A-D conversion is applied to the input terminal 1 to be input through switches

8, 9, 10 to a non-inverting input terminal (+input terminal) of comparator 3. A reference voltage is applied from a reference power supply 12 to an inverting input terminal (-input terminal) of the comparator 3. When the analog signal applied to the input terminal 1 is larger than the reference voltage of the reference power supply 12, the output of the comparator 3 becomes "H"; when smaller, the output of the comparator 3 becomes "L". The reference power supply 12 is a dc voltage source having a voltage value ( $V_{ref}$ ) equal to a half of a voltage full range  $V_{full}$  which the analog signal to undergo the AD conversion can take. Namely, the relation of  $V_{ref}=V_{full}/2$  exists. Since the successive comparison AD converter in the present embodiment performs the AD conversion successively from the most significant bit MSB, the operation in the above description is the one in a mode upon conversion of MSB. When the analog signal applied to the input terminal 1 is larger than the reference voltage of the reference power supply 12 and thus the output of the comparator 3 is "H", a quantizing value of MSB is determined to be 1 and the switch 9 is controlled so that an output of the switch 9 is an output of a subtractor 7 for subtracting the reference voltage value of the reference power supply 12 from the analog signal applied to the input terminal 1.

As a preparation operation for AD conversion of a lower bit, the signal passes through signal amplifier 2 for doubling the analog signal having undergone subtraction, so as to be amplified twice and expand the range. The amplified signal becomes an output of the switch 10. When the analog signal applied to the input terminal 1 is smaller than the reference voltage of the reference power supply 12 and thus the output of the comparator 3 is "L", a quantizing value of MSB is determined to be 0 and the switch 9 is controlled so that the analog signal applied to the input terminal 1 is outputted as an output of the switch 9 as it is. As a preparation operation for AD conversion of a lower bit, the signal then passes through the signal amplifier 2 for doubling the analog signal being the output of the switch 9, so as to be amplified twice and expand the range. The amplified signal is outputted as an output of the switch 10. The analog signal thus processed for conversion of the lower bit is supplied through switch 11 to a first sample hold circuit (S/H) 5 to be held there temporarily. After completion of the quantization operation in the AD conversion section, the switch 11 is switched off and switch 13 is switched on whereby the analog signal for AD conversion of the next bit is input into a second sample hold circuit (S/H) 6. Then the switch 13 is switched off to hold this value. Then the switch 8 turns into a mode for supplying an output of the sample hold circuit 6 to the AD conversion section. In the processes of the other bits than the MSB, the output of the sample hold circuit 6 is set to be an output of switch 8. Namely, in the processes of the other bits than the MSB the output signal of the AD conversion section is fed through the sample hold circuits 5, 6 back to the input of the AD conversion section.

FIG. 3 is a drawing for explaining the AD conversion architecture of the present embodiment. The illustration of FIG. 3 is an example where the successive comparison AD converter is of three bits in the present embodiment, but it is a matter of course that the AD converters according to the present invention are not limited to this number of bits.

The analog signal applied to the input terminal 1 in FIG. 2 is indicated by 14 in FIG. 3. Numeral 119 designates the quantization range of the input analog signal in the MSB, and the quantization range is equally divided into three bits, i.e., into eight levels. Quantization representative points 000 to 111 are assigned to the respective quantization levels. The reference potential,  $V_{ref}$ , of the reference power supply 12 in the comparator of FIG. 2 is located at the center of the quantization range 119. When the signal surpasses this value, the output of the comparator 3 of FIG. 2 becomes "H" whereby the quantization code of the MSB is determined to be "1". When the input analog signal does not surpass this value, the output of the comparator 3 becomes "L" and the quantization code of the MSB is determined to be "0". In the example of FIG. 3, because the input analog signal 14 is smaller than the reference potential  $V_{ref}$  12, the output of the comparator (Comp) 3 becomes "L" and the MSB is determined to be "0".

For next carrying out quantization of the (MSB1) bit being the next lower bit, the signal is supplied to the signal amplifier 2 having the gain of 2 without passing the subtractor 7 of FIG. 2, because the analog signal



in the MSB was smaller than the reference potential  $V_{ref\ 12}$  and thus the output of the comparator 3 was "L". The signal undergoes analog amplification by the signal amplifier 2 to expand the range twice, thus becoming the analog signal indicated by 15 in FIG. 3. This signal is fed through the sample hold circuits 5, 6 of FIG. 2 back to the input of the AD conversion section to undergo the AD conversion of the (MSB-1) bit. Since the signal this time is the one after expansion of the range, the quantization range 120 for the analog signal 15 of FIG. 3 input into the AD conversion section is double the levels below the reference potential  $V_{ref\ 12}$  of the quantization range 119 for the MSB, whereby quantization of the (MSB-1) bit is realized. Since the quantization range 120 is expanded to double the quantization range 119, the quantization range has the quantization levels obtained by quartering the full range. The reference potential  $V_{ref\ 12}$  of the reference power supply at the comparator 3 of FIG. 2 is located at the center of the quantization range 120. When the signal surpasses this value, the output of the comparator 3 of FIG. 2 becomes "H" and the quantization code of (MSB-1) is determined to be "1". When the input analog signal is smaller than this value, the output of the comparator 3 becomes "L" and the quantization code of (MSB-1) is determined to be "0". Since in the example of FIG. 3 the input analog signal 15 is larger than the reference potential  $V_{ref\ 12}$ , the output of the comparator 3 is "H" and (MSB-1) is determined to be "1".

For next quantizing the (MSB-2) bit being the next lower bit, because the analog signal 15 in the (MSB-1) was over the reference potential  $V_{ref\ 12}$  and thus the output of the comparator 3 was "H", an analog signal 17, resulting from subtraction of a portion of the analog signal 15 corresponding to the reference potential  $V_{ref\ 12}$  from the analog signal 15 input to the subtractor 7 of FIG. 2, undergoes analog amplification by the signal amplifier 2 having the gain of 2, so as to double the range, thus becoming an analog signal 18 shown in FIG. 3. Then the analog signal 18 is fed through the sample hold circuits 5, 6 of FIG. 2 back to the input of the AD conversion section to undergo the AD conversion for the bit of MSB-2 (LSB). Since the signal at this time is the one after expansion of the range, the quantization range 121 for the analog signal 18 of FIG. 3 input to the AD conversion section is double the levels above the reference potential  $V_{ref\ 12}$  of the quantization range 120 for the (MSB-1), thus realizing the range expanding operation for quantization of the (MSB-2) bit. Since the quantization range 121 is twice larger than the quantization range 120, the quantization range 121 has quantization levels obtained by halving the full range, and the reference potential  $V_{ref\ 12}$  of the reference power supply at the comparator 3 in FIG. 2 is located at the center of the quantization range 121. When the signal surpasses this value, the output of the comparator 3 of FIG. 2 becomes "H", so that the quantization code of MSB-2 (LSB) is determined to be "1". When the input analog signal is smaller than this value, the output of the comparator 3 becomes "L" and the quantization code of MSB-2 (LSB) is determined to be "0". In the example of FIG. 3 where the input analog signal 18 is larger than the reference potential  $V_{ref\ 12}$ , the output of the comparator 3 is "H" and MSB-2 (LSB) is determined to be "1". This completes the successive comparison of MSB, MSB-1, and MSB-2 (LSB) to encode the input signal to the AD conversion code of 011.

As described above, it becomes possible to perform highly accurate successive comparison by such a simple circuit configuration as to expand the range of the analog signal after the AD conversion, feed the range-expanded signal back to the AD conversion section by the feedback loop, and again subject the signal to the AD conversion. Accordingly, the DA converter 54 shown in FIG. 1 is not necessary; and with increase in the number of quantizing bits of the AD conversion, to achieve high accuracy was difficult by the circuit configuration of FIG. 1 because the accuracy of the AD conversion was determined by the conversion accuracy of the internal DA converter 54; whereas the present embodiment is arranged so that the accuracy of the AD conversion is determined only by the subtraction accuracy of the subtractor 7 and the determination accuracy of the signal amplifier 2 for expansion of range and the comparator 3, and thus increase in the number of quantization bits will not result in increasing quantization errors of the AD conversion, thus realizing the highly accurate successive comparison AD converter of many bits.

## Second Embodiment



FIG. 4 is a schematic circuit diagram to show the second embodiment of the present invention. In FIG. 4, an analog signal to undergo the AD conversion is applied to the input terminal 1 to be input to switch 8. The other input of the switch 8 is connected to second sample hold circuit 6, in which an analog conversion signal after MSB is held. An output of the switch 8 is input to switch 20 and the other input of the switch 20 is connected to the ground potential 27. An output of the switch 20 is connected to first capacitor 23 and the other terminal of the first capacitor 23 is connected to a non-inverting input terminal (+input terminal) of operational amplifier 2. Connected to an inverting input terminal (-input terminal) of the operational amplifier 2 is a common connection point between one terminal of second capacitor 24 and one terminal of third capacitor 25, and the other terminal of the third capacitor 25 is connected to the output of the operational amplifier 2, thus forming a feedback loop of capacitive coupling. The other terminal of the second capacitor 24 is connected to the output of switch 9, one input terminal of the switch 9 is connected to the reference power supply 12, and the other input terminal thereof is connected to the ground potential 27. A control terminal of the switch 9 is controlled by the output of comparator 3, and the signal subtraction operation is carried out here. The output of the operational amplifier 2 is connected through switch 22 to the inverting input terminal of the operational amplifier 2. When a reset control signal 26 becomes active, the operational amplifier 2 is set into a mode of voltage follower of gain 1. A common connection point between the non-inverting input terminal of the operational amplifier 2 and the first capacitor 23 is connected through switch 21 to the ground potential 27. The switch 21 is turned on by a reset control signal 28 to reset the non-inverting input terminal of the operational amplifier 2 to the ground potential 27. The output of the operational amplifier 2 is connected to the non-inverting input terminal of comparator 3 and to switch 11. The reference voltage  $V_{ref}$  12 of the reference power supply is applied to the inverting input terminal of the comparator 3. When the output of the operational amplifier 2 is larger than the reference potential  $V_{ref}$  12, the comparator outputs "H"; when smaller, it outputs "L". This output of the comparator 3 is a quantized output of the input analog signal undergoing successive comparison, and is also the control signal of the switch 9 to control postprocessing (subtraction or doing nothing) of the input analog signal after the AD conversion. The signal having undergone the postprocessing of the input analog signal after the AD conversion passes the switch 11 to be input to the first sample hold circuit 5 and be held as an analog signal for AD conversion of the next bit. The held signal is input through the switch 13 into the second sample hold circuit 6, and the analog signal  $V_{in}$  for AD conversion of the bit after the MSB is circularly fed back from the output of the second sample hold circuit 6 through the switch 8 to the input portion.

The operation in each mode will be described referring to the drawings. The circuit operation in the conversion of MSB will be described referring to FIG. 5 to FIG. 8. In FIG. 4, the switch 8 is flipped to the side of the input terminal 1 to first apply an analog signal to undergo the AD conversion to the input terminal of the switch 20. An equivalent circuit at this time is shown in FIG. 5.

The circuit always has a reset mode prior to the arithmetic operation, to set an initial value of each capacitor. The switch 20 is connected to the ground potential 27, the switch 21 is switched on to be connected to the ground potential 27, and the switch 22 is switched on to short the output and the inverting input terminal of the operational amplifier 2 to fix the operational amplifier 2 in the mode of voltage follower. The switch 9 is connected to the ground potential 27. FIG. 6 is an equivalent circuit diagram upon the reset before the MSB conversion. The both terminals of the first capacitor 23 are connected to the ground potential 27, the inverting input terminal of the operational amplifier 2 is shorted to the output thereof to compose the voltage follower, and the non-inverting input terminal of the operational amplifier 2 is connected to the ground potential 27; therefore, the output of the operational amplifier 2 is also at the same potential as the ground potential 27.

Then the switch 20 is flipped to the side of the input terminal 1 to take in the input analog signal and perform the quantizing operation thereof. This signal input-comparison mode is shown in FIG. 7. The input terminal 1 is connected to one terminal of the first capacitor 23 and the potential of the terminal of the

capacitor changes from the ground potential to that of the analog signal input. Since the switch 21 connected to the other terminal of the capacitor 23 is switched off, the non-inverting input terminal of the operational amplifier 2 is at high impedance and this point becomes floating. Since the potential at this point changes by the same as the change of the potential at the input terminal of the first capacitor 23, the output of the operational amplifier 2 becomes equal to  $V_{in}$ . The comparator 3 receives this  $V_{in}$  to compare it with the reference voltage  $V_{ref}$  12 of the reference power supply, which is the voltage equal to a half of the input analog full range. When  $V_{in}$  is larger than the reference voltage  $V_{ref}$  12, the comparator outputs "H" to determine the quantization code of MSB to be "1". When  $V_{in}$  is smaller than the reference voltage  $V_{ref}$  12, the comparator outputs "L" to determine the quantization code of MSB to be "0". Then the comparator outputs the result to the output terminal 4.

The circuit completes the MSB conversion operation here and moves to the preparation and range expansion operation for conversion of MSB-1. FIG. 8 is an equivalent circuit diagram of the postprocessing and range expansion operation mode. The output 4 of the comparator 3 is connected to the control terminal of the switch 9. When  $V_{in}$  is smaller than the reference voltage  $V_{ref}$  12, "L" is input to the control terminal of the switch 9 and the switch 9 is kept in the connected state to the ground potential 27. At this time, the switch 22 is switched off, so that the third capacitor 25 is connected between the inverting input terminal and the output of the operational amplifier 2. The capacitances of the second capacitor 24 and the third capacitor 25 are set equal to each other. At the same time as the off of the switch 22, the gain of the operational amplifier 2 is set to 2, and thus the operational amplifier 2 doubles the input analog signal  $V_{in}$  used for the conversion of MSB and outputs the doubled signal. At this time, the switch 11 is switched on during the transition of from 1 to 2 of the gain of the operational amplifier 2, and is switched off when the output becomes stable after the setting of the gain to 2. This sampling operation causes the first sample hold circuit 5 to hold the voltage of double  $V_{in}$  used for the comparison of MSB, and the voltage is circularly fed back to the analog input terminal of the AD conversion section upon the quantization operation of the next lower bit. When  $V_{in}$  is larger than the reference voltage  $V_{ref}$  12 of the reference power supply, "H" is input to the control terminal of the switch 9, so that the switch 9 switches the input from the ground potential 27 to the reference voltage  $V_{ref}$  12. At this point, the switch 22 is switched off and thus the third capacitor 25 is connected between the inverting input terminal and the output of the operational amplifier 2. The capacitances of the second capacitor 24 and the third capacitor 25 are set equal to each other. At the same time as the off of the switch 22, the switch 9 also transitions from the ground potential 27 to the reference voltage  $V_{ref}$  12, so that the operational amplifier 2 doubles  $(V_{in} - V_{ref})$ , which is the result of subtraction of  $V_{ref}$  from  $V_{in}$ , and outputs the result. At this time, the switch 11 is kept on during a period in which the floating point of the operational amplifier 2 achieves the calculation of  $V_{in} - V_{ref}$  and the gain transitions from 1 to 2, and the switch 11 is switched off when the output becomes stable after the setting of the gain to 2. This sampling operation causes the first sample hold circuit 5 to hold the value of double the voltage resulting from the subtraction of  $V_{ref}$  from  $V_{in}$  compared on the occasion of the MSB, and the held voltage is circularly fed back to the analog input terminal of the AD conversion section upon the quantization operation of the next lower bit.

As described above referring to FIG. 5 to FIG. 8, after the MSB conversion using the capacitance-coupled operational amplifier, the input analog signal having undergone the signal amplification with the process gain 1 is compared with the reference voltage  $V_{ref}$  12 and quantized by the comparator 3 and, for the process of the next (MSB-1) bit, the input analog signal undergoes the postprocessing (doing nothing when the quantization code is "0" or performing the subtraction of  $V_{in} - V_{ref}$  when the quantization code is "1") and the range expanding process (doubling the analog signal after the postprocessing to match the signal with the scale for the next (MSB-1) bit which next undergoes the AD conversion) to be circularly fed back through the sample hold circuits to the input.

The architecture after the MSB, particularly the architecture for the AD conversion of (MSB-1) bit will be described using FIG. 9 to FIG. 12.

FIG. 9 illustrates an equivalent circuit during the AD conversion of MSB-1. The switch 8 is flipped to the output side of the second sample hold circuit 6 holding the analog signal voltage for the (MSB-1) bit after the postprocessing and range expansion process, thereby inputting this signal as an analog signal for the next AD conversion. The switch 13 is kept off to maintain the second sample hold circuit 6 in the state holding the analog signal voltage for the (MSB-1) bit.

The circuit always has the reset mode prior to the arithmetic operation, to set the initial value of each capacitor. The switch 20 is connected to the ground potential 27, the switch 21 is on to be connected to the ground potential 27, and the switch 22 is switched on to short the output and inverting input terminal of the operational amplifier 2 to fix the operational amplifier 2 in the mode of voltage follower. The switch 9 is connected to the ground potential 27. FIG. 10 is an equivalent circuit diagram upon the reset before the conversion of MSB-1. The both terminals of the first capacitor 23 are connected to the ground potential 27, the inverting input terminal of the operational amplifier 2 is shorted to the output to keep the operational amplifier 2 as a voltage follower, and the non-inverting input terminal of the operational amplifier 2 is connected to the ground potential 27; therefore, the output of the operational amplifier 2 becomes equal to the ground potential 27.

Then the switch 20 is flipped to the side of the switch 8 (i.e., to the output side of the second sample hold circuit 6) to take in the analog signal voltage for the (MSB-1) bit and quantize it. This analog signal input-comparison mode for the (MSB-1) bit is illustrated in FIG. 11. The output of the second sample hold circuit 6 is connected to one terminal of the first capacitor 23, so that the potential of the terminal changes from the ground potential to the analog signal voltage 29 for the (MSB-1) bit input. Since the switch 21, which is connected to the other terminal of the capacitor 23, is switched off, the non-inverting input terminal of the operational amplifier 2 is at high impedance and this point becomes floating. Since the potential at this point changes by the same as the change of the potential at the input terminal of the first capacitor 23, the output of the operational amplifier 2 becomes equal to the analog signal voltage 29 for the (MSB-1) bit. The comparator 3 receives this analog signal voltage for the (MSB-1) bit and compares it with the reference voltage  $V_{ref}$  12, which is the voltage equal to a half of the input analog full range. When the analog signal voltage for the (MSB-1) bit is larger than the reference voltage  $V_{ref}$  12, the comparator outputs "H" to determine the quantization code of MSB-1 to be "1". When the analog signal voltage for the (MSB-1) bit is smaller than the reference voltage  $V_{ref}$  12, the comparator outputs "L" to determine the quantization code of MSB-1 to be "0". Then the comparator outputs the result to the output terminal 4.

The circuit completes the (MSB-1) bit conversion operation here and, for conversion of the (MSB-2) bit, the circuit moves to the postprocessing and range expansion processing of the (MSB-1) bit analog signal. FIG. 12 is an equivalent circuit diagram of the preparation and range expansion processing mode. The output terminal 4 of the comparator 3 is connected to the control terminal of the switch 9. When the analog signal voltage for the (MSB-1) bit is smaller than the reference voltage  $V_{ref}$  12, "L" is input to the control terminal of the switch 9 to keep the switch 9 in the connected state with the ground potential 27. At this time, the switch 22 is switched off, so that the third capacitor 25 is connected between the inverting input terminal and the output of the operational amplifier 2. The capacitances of the second capacitor 24 and the third capacitor 25 are set equal to each other. At the same time as the off of the switch 22, the gain of the operational amplifier 2 is set to 2, and the operational amplifier 2 thus doubles the analog signal voltage for the (MSB-1) bit used for the conversion of MSB-1 and outputs the result. At this time, the switch 11 is kept on during the transition of from 1 to 2 of the gain of the operational amplifier 2 and is switched off when the output becomes stable after the setting of the gain to 2. This sampling operation causes the first sample hold circuit 5 to hold the voltage equal to double the analog signal voltage for the (MSB-1) bit compared upon the conversion of MSB-1. For circularly feeding the voltage back to the analog input terminal of the AD conversion section upon the quantizing operation of the next lower bit (MSB-2), the analog signal voltage for the (MSB-1) bit held in the first sample hold circuit 5 is transferred to the second hold circuit 6

with the switch 13 being turned on. When the analog signal voltage for the (MSB-1) bit is greater than the reference voltage  $V_{ref}$  12, "H" is input to the control terminal of the switch 9 and thus the switch 9 switches the input from the ground potential 27 to the reference voltage  $V_{ref}$  12. At this point, the switch 22 is switched off, so that the third capacitor 25 is connected between the inverting input terminal and the output of the operational amplifier 2. The capacitances of the second capacitor 24 and the third capacitor 25 are set equal to each other. At the same time as the off of the switch 22, the switch 9 also transitions from the ground potential 27 to the reference voltage  $V_{ref}$  12, and the operational amplifier 2 performs such amplification as to double  $\{(the\ analog\ signal\ voltage\ for\ the\ (MSB-1)\ bit) - V_{ref}\}$ , which is the result of subtraction of  $V_{ref}$  from the analog signal voltage for the (MSB-1) bit. At this time, the switch 11 is kept on during the period in which the floating point of the operational amplifier 2 carries out the calculation of  $\{(the\ analog\ signal\ voltage\ for\ the\ (MSB-1)\ bit) - V_{ref}\}$  and in which the gain transitions from 1 to 2, and is switched off when the output becomes stable after the setting of the gain to 2. This sampling operation causes the first sample hold circuit 5 to hold the value of double the voltage resulting from the subtraction of  $V_{ref}$  from the analog signal voltage for the (MSB-1) bit compared upon the conversion of MSB-1. For circularly feeding the value back to the analog input terminal of the AD conversion section upon the quantizing operation of the next lower bit MSB-2, the switch 13 is switched on to transfer the analog signal voltage for the (MSB-1) bit held in the first sample hold circuit 5, to the sample hold circuit 6.

As described above referring to FIG. 9 to FIG. 12, upon the AD conversion of the (MSB-1) bit using the capacitance-coupled operational amplifier, the input analog signal after the signal amplification with the process gain 1 is compared with the reference voltage  $V_{ref}$  12 and quantized by the comparator 3 and, for processing of the next bit (MSB-2), the analog signal voltage for the (MSB-1) bit undergoes the postprocessing (doing nothing when the quantization code is "0" or performing the subtraction of  $\{(the\ analog\ signal\ voltage\ for\ the\ (MSB-1)\ bit) - V_{ref}\}$  when the quantization code is "1") and the range expanding process (doubling the analog signal after the postprocessing to match the signal with the scale for the next bit (MSB-2) which next undergoes the AD conversion) and the result is circularly fed back through the sample hold circuits to the input.

The analog signal circuit having undergone the AD conversion in this way is subjected to the range expanding operation, the loop feedback, and again the AD conversion, thus enabling highly accurate successive comparison by the simple circuit configuration. Namely, the present embodiment does not necessitate the DA converter 54 as shown in FIG. 1. With increase in the number of quantization bits of the AD conversion, it was difficult for the circuit shown in FIG. 1 to achieve high accuracy because the accuracy of the AD conversion was determined by the conversion accuracy of the DA converter 54; whereas, in the present embodiment, the accuracy of the AD conversion is determined only by the operation accuracy of the capacitance-coupled operational amplifier and the determination accuracy of the comparator, so that the increase in the number of quantization bits will not result in increasing the quantization errors of the AD conversion, thus realizing the highly accurate successive comparison AD converter of many bits. In the successive comparison AD converter of FIG. 1, the increase in the number of quantization bits resulted in also increasing the number of bits of the internal DA converter 54 to N bits, which increased the circuit scale. In contrast, with the circuit of the present embodiment, the increase in the number of quantization bits does not result in increasing the circuit scale, so that the successive comparison AD converter can be constructed in high integration and with low power consumption.

As detailed above, the present invention realizes the AD converter for successive conversion from the MSB to carry out the following processing by simple hardware: the analog signal after the AD conversion by the signal amplifier and sample hold circuits is subjected to the subtraction and range expanding processes based on the quantization result of a bit of interest to be converted to a processable analog voltage of the next bit and the voltage is fed back to the input to carry out the AD conversion of the next bit, thus permitting the highly accurate successive comparison AD conversion operation by the simple circuit configuration. The circuit is a flexible circuit without increase of the hardware against increase in the

number of quantization bits, thus achieving the successive comparison AD converter in high integration and with low power consumption.

Data supplied from the *esp@cenet* database - Worldwide

Claims of corresponding document: **US6259393**

What is claimed is:

1. A semiconductor integrated circuit comprising:  
signal amplifying means capable of switching a gain to 1 or 2;  
arithmetic processing means connected to an input side of the signal amplifying means, said arithmetic processing means carrying out a subtraction process of a reference voltage from a signal input thereto to output a result of the subtraction process, or outputting the signal input thereto without performing the subtraction process;  
changeover means having one changeover terminal connected to a signal input terminal and having another changeover terminal connected to an output side of sample hold means, and having a common terminal of connected to an input side of said arithmetic processing means;  
a comparator connected to an output side of said signal amplifying means, said comparator comparing an output from said signal amplifying means with the reference voltage to binarize the output; and  
switch means connecting the output side of said signal amplifying means to an input side of said sample hold means;  
wherein said arithmetic processing means carries out a changeover, based on an output from said comparator, so that the subtraction of the reference voltage from the signal input is performed to output the result when the output from said signal amplifying means is larger than the reference voltage, and the signal input is outputted without performing the subtraction when the output from said signal amplifying means is not larger than the reference voltage, and  
said signal amplifying means amplifies twice the signal resulting from the subtraction of the signal outputted without the subtraction, when the signal inputted into said comparator is not greater than the reference voltage.
2. The semiconductor integrated circuit according to claim 1, wherein the gain of said signal amplifying means is set to 1 in an MSB conversion mode where said changeover means electrically connects said signal input terminal to the input side of said arithmetic processing means.
3. The semiconductor integrated circuit according to claim 1, wherein the gain of said signal amplifying means is set to 2 in a conversion mode except for an MSB conversion mode, where the changeover means electrically connects the output side of said sample hold means to the input side of said arithmetic processing means.
4. The semiconductor integrated circuit according to claim 1, wherein after such an operation that a signal before AD conversion is applied to said signal input terminal, that the signal is amplified by a factor of 1 or 2 by said signal amplifying means, and that a binary comparison operation of said comparator is completed,  
said switch means is switched on, whereby either after execution of the subtraction process of subtracting a signal of said reference voltage from said signal before the AD conversion when the output of the comparator is active or after execution of an arithmetic process of not performing the subtraction process of the signal of said reference voltage from said signal before the AD conversion when the output of the comparator is non-active, an output from said signal amplifying means is supplied to said sample hold

means.

5. The semiconductor integrated circuit according to claim 1, wherein when said switch means is first switch means, said sample hold means comprises a first hold circuit and a second hold circuit connected through second switch means thereto, wherein when the first switch means is on, the second switch means is off, and wherein when said first switch means is off, the second switch means is on.
6. A semiconductor integrated circuit comprising:  
signal amplifying means capable of switching a gain to 1 or 2 and capable of performing a changeover between performing a subtraction process of a reference voltage from a signal input thereto to output a result of said subtraction process and outputting the signal input thereto without performing the subtraction process;  
changeover means who one changeover terminal is connected to a signal input terminal and whose other changeover terminal is connected to an output side of sample hold means, a common terminal of said changeover means being connected to an input side of said signal amplifying means;  
a comparator connected to an output side of said signal amplifying means, said comparator comparing an output from said signal amplifying means with the reference voltage to binarize the output; and  
switch means connecting the output side of said signal amplifying means to an input side of said sample hold means;  
wherein said signal amplifying means carries out the changeover between performing the subtraction process of the reference voltage from the signal input thereto to output the result and outputting the signal input thereto without performing the subtraction process, based on an output from said comparator.
7. The semiconductor integrated circuit according to claim 6, wherein the gain of said signal amplifying means is set to 1 in an MSB conversion mode where said changeover means electrically connects said signal input terminal to the input side of said signal amplifying means.
8. The semiconductor integrated circuit according to claim 6, wherein the gain of said signal amplifying means is set to 2 in a conversion mode except for an MSB conversion mode, where the changeover means electrically connects the output side of said sample hold means to the input side of said signal amplifying means.
9. The semiconductor integrated circuit according to claim 6, wherein after such an operation that a signal before AD conversion is applied to said signal input terminal, that the signal is amplified by a factor of 1 or 2 by said signal amplifying means, and that a binary comparison operation of said comparator is completed,  
said switch means is switched on, whereby either after execution of the subtraction process of subtracting a signal of said reference voltage from said signal before the AD conversion when the output of the comparator is active or after execution of an arithmetic process of not performing the subtraction process of the signal of said reference voltage from said signal before the AD conversion when the output of the comparator is not-active, an output from said signal amplifying means is supplied to said sample hold means.
10. The semiconductor integrated circuit according to claim 6, wherein when said switch means is first switch means, said sample hold means comprises a first hold circuit and a second hold circuit connected through second switch means thereto, wherein when the first switch means is on, the second switch means is of, and wherein when said first switch means is off, the second switch means is on.
11. A method for driving a semiconductor integrated circuit comprising:  
signal amplifying means capable of switching a gain to 1 or 2;  
arithmetic processing means connected to an input side of the signal amplifying means, said arithmetic

processing means carrying out a subtraction process of a reference voltage from a signal input thereto to output a result of the subtraction process, or outputting the signal input thereto without performing the subtraction process;

changeover means having one changeover terminal connected to a signal input terminal and having another changeover terminal connected to an output side of sample hold means, and having a common terminal connected to an input side of said arithmetic processing means;

a comparator connected to an output side of said signal amplifying means, said comparator comparing an output from said signal amplifying means with the reference voltage to binarize the output; and

switch means connecting the output side of said signal amplifying means to an input side of said sample hold means;

wherein said arithmetic processing means carries out a changeover, based on an output from said comparator, so that the subtraction of the reference voltage from the signal input is performed to output the result when the output from said signal amplifying means is larger than the reference voltage, and the signal input is outputted without performing the subtraction when the output from said signal amplifying means is not larger than the reference voltage, and

wherein said signal amplifying means amplifies twice the signal resulting from the subtraction of the signal input into said arithmetic processing means, or the signal outputted without the subtraction when the signal inputted into said comparator is not greater than the reference voltage, and

said driving method comprising an MSB (Most Significant Bit) conversion mode in which the gain of said signal amplifying means is set to 1, and said changeover means electrically connects said signal input terminal to the input side of said arithmetic processing means or said signal amplifying means.

12. The method according to claim 11, wherein in a conversion mode except for said MSB conversion mode, the gain of said signal amplifying means is set to 2.

13. The driving method according to claim 11, comprising a step wherein after such an operation that a signal before AD conversion is applied to said signal input terminal, that the signal is amplified by a factor of 1 or 2 by said signal amplifying means, and that a binary comparison operation of said comparator is completed,

said switch means is switched on, whereby either after execution of the subtraction process of subtracting a signal of said reference voltage from said signal before the AD conversion when the output of the comparator is active or after execution of an arithmetic process of not performing the subtraction process of the signal of said reference voltage from said signal before the AD conversion when the output of the comparator is non-active, an output from said signal amplifying means is supplied to said sample hold means.

14. The driving method according to claim 11, wherein when said switch means is first switch means, said sample hold means comprises a first hold circuit and a second hold circuit connected through second switch means thereto, wherein when the first switch means is on, the second switch means is off, and wherein when said first switch means is off, the second switch means is on.

15. A method for driving a semiconductor integrated circuit comprising:

signal amplifying means capable of switching a gain and capable of performing a changeover between performing a subtraction process of a reference voltage from a signal input thereto to output a result of said subtraction process and outputting the signal input thereto without performing the subtraction process;

changeover means whose one changeover terminal is connected to a signal input terminal and whose other changeover terminal is connected to an output side of sample hold means, a common terminal of said changeover means being connected to an input side of said signal amplifying means;

a comparator connected to an output side of said signal amplifying means, said comparator comparing an output from said signal amplifying means with the reference voltage to binarize the output; and

switch means connecting the output side of said signal amplifying means to an input side of said sample



hold means;

wherein said signal amplifying means carries out the changeover between performing the subtraction process of the reference voltage from the signal input thereto to output the result and outputting the signal input thereto without performing the subtraction process, based on an output from said comparator, said driving method comprising an MSB (Most Significant Bit) conversion mode in which the gain of said signal amplifying means is set to 1 and said changeover means electrically connected said signal input terminal to the input side of said signal amplifying means.

16. The method according to claim 15, wherein in a conversion mode except for said MSB conversion mode, the gain of said signal amplifying means is set to 2.

17. The driving method according to claim 15, comprising a step wherein after such an operation that a signal before AD conversion is applied to said signal input terminal, that the signal is amplified by a factor of 1 or 2 by said signal amplifying means, and that a binary comparison operation of said comparator is completed,

said switch means is switched on, whereby either after execution of the subtraction process of subtracting a signal of said reference voltage from said signal before the AD conversion when the output of the comparator is active or after execution of an arithmetic process of not performing the subtraction process of the signal of said reference voltage from said signal before the AD conversion when the output of the comparator is non-active, an output from said signal amplifying means is supplied to said sample hold means.

18. The driving method according to claim 15, wherein when said switch means is first switch means, said sample hold means comprises a first hold circuit and a second hold circuit connected through second switch means thereto, wherein when the first switch means is on, the second switch means is off, and wherein when said first switch means is off, the second switch means is on.

---

Data supplied from the *esp@cenet* database - Worldwide

(19) 日本国特許庁 (J P)

(12) 公開特許公報 (A)

(11)特許出願公開番号

特開平11-27148

(43)公開日 平成11年(1999)1月29日

(51) Int.Cl.<sup>6</sup>  
H 0 3 M 1/40

識別記号

F I  
H 0 3 M 1/40

審査請求 未請求 請求項の数14 O.L (全 11 頁)

(21)出願番号 特願平9-176865

(22)出願日 平成9年(1997)7月2日

(71)出願人 000203041

大見 忠弘

宮城県仙台市青葉区米ヶ袋2-1-17-  
301

(71)出願人 000001007

キヤノン株式会社

東京都大田区下丸子3丁目30番2号

(72)発明者 小川 勝久

東京都大田区下丸子3丁目30番2号 キヤ  
ノン株式会社内

(74) 代理人 弁理士 山下 義平


最終頁に続く

(54) 【発明の名称】 半導体集積回路

(57) 【要約】

【課題】 DAコンバータを用いていたので回路規模が増加、消費電力の増大を招いていた。

【解決手段】 利得を1倍又は2倍に切換え可能な信号増幅手段2、10と、入力される信号と基準電圧とを減算処理して出力するか又は減算処理しないで出力する演算処理手段7、9と、一方の切換端子が信号入力端子と接続され且つ他方の切換端子がサンプルホールド手段5、6の出力側と接続され、共通端子が演算処理手段の入力側に接続される切換手段8と、信号増幅手段の出力と基準電圧と比較して2値化するコンパレータ3と、信号増幅手段の出力側とサンプルホールド手段の入力側とを接続するスイッチ手段11と、を有し、演算処理手段はコンパレータの出力に基づいて、入力される信号と基準電圧とを減算処理して出力するか、減算処理しないで出力するか、の切換えを行う。



## 【特許請求の範囲】

【請求項1】 利得を1倍又は2倍に切換え可能な信号増幅手段と、

該信号増幅手段の入力側に接続される、入力される信号と基準電圧とを減算処理して出力するか又は入力される信号を減算処理しないで出力する演算処理手段と、一方の切換端子が信号入力端子と接続され且つ他方の切換端子がサンプルホールド手段の出力側と接続され、共通端子が前記演算処理手段の入力側に接続される切換手段と、

前記信号増幅手段の出力側に接続され、前記信号増幅手段の出力と基準電圧と比較して2値化するコンパレータと、

前記信号増幅手段の出力側と前記サンプルホールド手段の入力側とを接続するスイッチ手段と、を有し、前記演算処理手段は、前記コンパレータの出力に基づいて、入力される信号と基準電圧とを減算処理して出力するか、入力される信号を減算処理しないで出力するか、の切換えを行ってなる半導体集積回路。

【請求項2】 利得を1倍又は2倍に切換え可能であって、入力される信号と基準電圧とを減算処理して出力するか又は減算処理しないで出力するか、の切換えが可能な信号増幅手段と、

一方の切換端子が信号入力端子と接続され且つ他方の切換端子がサンプルホールド手段の出力側と接続され、共通端子が前記信号増幅手段の入力側に接続される切換手段と、

前記信号増幅手段の出力側に接続され、前記信号増幅手段の出力と基準電圧と比較して2値化するコンパレータと、

前記信号増幅手段の出力側と前記サンプルホールド手段の入力側とを接続するスイッチ手段と、を有し、

前記信号増幅手段は、前記コンパレータの出力に基づいて、入力される信号と基準電圧とを減算処理して出力するか、入力される信号を減算処理しないで出力するか、の切換えを行ってなる半導体集積回路。

【請求項3】 前記切換手段が、前記信号入力端子と前記演算処理手段又は前記信号増幅手段の入力側とを導通させるMSB変換モードにおいて、前記信号増幅手段の利得が1に設定されることを特徴とする請求項1又は請求項2に記載の半導体集積回路。

【請求項4】 前記切換手段が、前記サンプルホールド手段の出力側と前記演算処理手段又は前記信号増幅手段の入力側とを導通させる、MSB変換モード以外の変換モードにおいて、前記信号増幅手段の利得が2に設定されることを特徴とする請求項1又は請求項2に記載の半導体集積回路。

【請求項5】 前記信号入力端子にAD変換前の信号が印加され、前記信号増幅手段によって1又は2倍され、前記コンパレータの2値比較動作が終了した後に、

該コンパレータの出力がアクティブの時に、前記AD変換前の信号から前記基準電圧分の信号を減算処理し、該コンパレータの出力がノンアクティブの時に、前記AD変換前の信号から前記基準電圧分の信号を減算処理しない演算処理実行後、前記信号増幅手段の出力を前記スイッチ手段を導通させて前記サンプルホールド手段に入力させることを特徴とする請求項1又は請求項2に記載の半導体集積回路。

【請求項6】 前記スイッチ手段を第一のスイッチ手段としたときに、

前記サンプルホールド手段を、第一のホールド回路と第二のスイッチ手段を介してつながった第二のホールド回路から構成し、該第一のスイッチ手段がオンの時、該第二のスイッチ手段がオフし、該第一のスイッチ手段がオフの時、該第二のスイッチ手段がオンすることを特徴とする請求項1又は請求項2に記載の半導体集積回路。

【請求項7】 前記切換手段を第一の切換手段とし、前記基準電圧を第一の基準電圧としたときに、

前記信号増幅手段が演算増幅器より構成され、該演算増幅器の非反転入力端子は第一の容量手段を介して第二の切換手段の共通端子と接続され、該第二の切換手段の一方の切換端子は第二の基準電圧が印加され、他方の切換端子は該第一の切換手段の共通端子と接続されており、反転入力端子は第二の容量手段を介して第三の切換手段の共通端子と接続され且つ第三の容量手段を介して該演算増幅器の出力と接続されており、該第三の切換手段の一方の切換端子は第二の基準電圧が印加され、他方の切換端子は第一の基準電圧が印加されており、該第三の切換手段は、前記コンパレータの2値出力でコントロールされることを特徴とする請求項2に記載の半導体集積回路。

【請求項8】 前記第三の切換手段は、前記コンパレータの出力がアクティブの時は前記第一の基準電圧が印加された切換端子と接続され、ノンアクティブの時は前記第二の基準電圧が印加された切換端子と接続されることを特徴とする請求項7に記載の半導体集積回路。

【請求項9】 前記演算増幅器の前記非反転入力端子は第三のスイッチ手段を介して前記第二の基準電圧が印加され、前記演算増幅器の前記反転入力端子が第四のスイッチ手段を介して前記演算増幅器の出力側と接続されていることを特徴とする請求項7に記載の半導体集積回路。

【請求項10】 前記スイッチ手段を第一のスイッチ手段としたときに、該第一のスイッチ手段がオフし、前記第二の切換手段及び第三の切換手段が前記第二の基準電圧に接続され、第三のスイッチ手段がオンし前記非反転入力端子に前記第二の基準電圧が印加され、該第四のスイッチ手段がオンし、前記反転入力端子と前記演算増幅器の出力側が接続されるリセットモードを設けることを特徴とする請求項9に記載の半導体集積回路。

【請求項11】 前記第二の切換手段の切換端子が前記第一の切換手段の共通端子に接続され、前記第三及び第四のスイッチ手段がオフし、前記第一の切換手段より信号が入力される量子化前処理モードを設けることを特徴とする請求項7に記載の半導体集積回路。

【請求項12】 前記量子化前処理モード後、前記演算増幅器の出力結果を前記コンパレータが2値化処理し、量子化コードを出力する量子化モードを設けることを特徴とする請求項11に記載の半導体集積回路。

【請求項13】 前記コンパレータの結果より前記第三の切換手段を制御し、前記演算増幅器で得た演算結果を第二のスイッチ手段はオフし第一のスイッチ手段をオンし、第一のホールド回路のみに該演算結果を書き込む量子化後処理モードを設けることを特徴とする請求項12に記載の半導体集積回路。

【請求項14】 第一のスイッチ手段をオフし、第二のスイッチ手段をオンすることにより第一のホールド回路に書き込まれた該演算結果を、第二のホールド回路に転送することを特徴とする請求項7又は請求項13に記載の半導体集積回路。

【発明の詳細な説明】

【0001】

【発明の属する技術分野】本発明は半導体集積回路に係わり、特に逐次比較型AD変換器に関するものである。

【0002】

【従来の技術】現在のデジタル信号処理の発達でアナログ信号を、デジタル信号に変換するAD変換器は重要な技術であり、多様な方式のAD変換器（以下、ADコンバータと略す。）が開発されてきた。特に高速度用途では、量子化範囲のすべてに対応する比較電圧がありNビット変換の場合、 $2N-1$ 個のコンパレータを持ち同時並列に比較エンコードするフラッシュADコンバータが主流であるがコンパレータの数が多いため、低消費電力が要求される携帯用端末等の用途には不向きであった。そこで低消費電力である逐次比較型ADコンバータが多く利用されている。

【0003】図12に従来の逐次比較型ADコンバータのブロック図を示す。変換されるアナログ信号は入力端子50に印加され、コンパレータ51の+入力端子に入る。コンパレータ51の-入力端子は逐次比較レジスタ53で入力ビットが設定され、比較アナログ電圧を発生するDAコンバータ54の出力が接続される。制御回路52はコンパレータ51の結果を元に逐次比較制御レジスタ53の値を設定しDAコンバータ54の出力をコントロールする。逐次比較型ADコンバータの場合、MSBより1ビットずつ、順番にデジタルコードに変換してゆく。Nビットの逐次比較を考えると、制御回路52からのコントロール信号により逐次比較レジスタMSBであるNビット目を1に、他のビットを0に設定する。このコードがDAコンバータ54に加え

られアナログ比較信号Vdaに変換される。この場合、全量子化範囲の1/2の電圧が発生し、入力端子50に印加されたアナログ入力信号Vinと比較する。Vin>Vdaの場合、コンパレータ51の出力は“H”となり、制御回路52に送られる。制御回路52では、

“H”を受け取ると、逐次比較レジスタの内容を、現在の比較したビットであるMSBを1に保ったまま下位ビットMSB-1を1に設定し、DAコンバータ54に送る。この場合、MSBビットの1は確定し、MSB-1ビットに1を立てて、次の比較動作を行う。Vin<Vdaの場合、コンパレータ51の出力は“L”となり、制御回路52に送られる。制御回路52では、“L”を受け取ると、逐次比較レジスタの内容を、現在の比較したビットであるMSBを1から0に変更しかつ、下位ビットMSB-1を1に設定し、DAコンバータ54に送る。この場合、MSBビットの0は確定し、MSB-1ビットに1を立てて、次の比較動作を行う。この動作を上位ビットから順に下位ビットに向けて、比較・レジスタ設定を繰り返すことで、最終的に逐次比較レジスタの内容が入力端子50に印加されたアナログ入力信号VinをAD変換した2進コードとなる。

【0004】

【発明が解決しようとする課題】しかしながら、従来のビット数の多い逐次比較型ADコンバータを構成しようとした場合、図12で示した逐次比較型ADコンバータではアナログ比較電圧を発生するDAコンバータ54のビット数も同数必要となり、回路規模が増加し、これによる消費電力の増大を招いていた。また、逐次変換方式ADコンバータの変換精度はDAコンバータ54の誤差が主要因であり、ビット数の増加はDAコンバータ54の精度を悪化させ、結果的にADコンバータとして、単調性を欠いたりコード抜けが発生する要因となっていた。

【0005】

【課題を解決するための手段及び作用】以下、本発明の構成について図1及び図3を参照しつつ説明する。ただし、本発明は図1及び図3の構成のみに限定されるものではない。

【0006】本発明は、利得を1倍又は2倍に切換え可能な信号増幅手段（図1の2、10）と、該信号増幅手段の入力側に接続される、入力される信号と基準電圧とを減算処理して出力するか又は入力される信号を減算処理しないで出力する演算処理手段（図1の7、9）と、一方の切換端子が信号入力端子（図1の1）と接続され且つ他方の切換端子がサンプルホールド手段（図1の5、6）の出力側と接続され、共通端子が前記演算処理手段の入力側に接続される切換手段（図1の8）と、前記信号増幅手段の出力側に接続され、前記信号増幅手段の出力と基準電圧（図1の12）と比較して2値化するコンパレータ（図1の3）と、前記信号増幅手段の出

力側と前記サンプルホールド手段の入力側とを接続するスイッチ手段(図1の11)と、を有し、前記演算処理手段(図1の7、9)は、前記コンパレータ(図1の3)の出力に基づいて、入力される信号と基準電圧とを減算処理して出力するか、入力される信号を減算処理しないで出力するか、の切換え(図1の9の切換え)を行ってなる半導体集積回路を提供するものである。

【0007】また本発明は、利得を1倍又は2倍に切換え可能であって、入力される信号と基準電圧とを減算処理して出力するか又は減算処理しないで出力するかの切換えが可能な信号増幅手段(図3の2)と、一方の切換端子が信号入力端子(図3の1)と接続され且つ他方の切換端子がサンプルホールド手段(図3の5、6)の出力側と接続され、共通端子が前記信号増幅手段の入力側に接続される切換手段(図3の8)と、前記信号増幅手段の出力側に接続され、前記信号増幅手段の出力と基準電圧(図3の12)と比較して2値化するコンパレータ(図3の3)と、前記信号増幅手段の出力側と前記サンプルホールド手段の入力側とを接続するスイッチ手段(図3の11)と、を有し、前記信号増幅手段(図3の2)は、前記コンパレータ(図3の3)の出力に基づいて、入力される信号と基準電圧とを減算処理して出力するか、入力される信号を減算処理しないで出力するか、の切換え(図3の9の切換え)を行ってなる半導体集積回路を提供するものである。

【0008】すなわち、本発明によれば入力アナログ信号を基準電圧の基準電圧(12)と比較し、その結果を元に該入力アナログ信号を、そのまま又は基準電圧値を引いた差分値を入力にフィードバックすることで、逐次変換動作を実現できる為、コンパレータのみを使用し、DAコンバータのいらぬシンプルな回路が低消費電力で実現できる。これにより変換ビット数が増加してもハードウェアの増加の無い高精度な逐次変換ADコンバータを可能とした。

【0009】また本発明において、該第一の切換手段(8)が該信号入力端子(1)と演算処理手段(図1の7、9)又は前記信号増幅手段(図3の2)の入力側とを導通させるMSB変換モードにおいて、該信号増幅手段(2)の利得が1に設定され、該第一の切換手段が該信号入力端子と該サンプルホールド回路の該出力を導通させる、MSB以外の変換モードにおいて、該信号増幅手段の利得が2に設定されることを特徴とする、半導体集積回路を提供する。

【0010】すなわち本発明によれば、MSB変換モードとMSB以外の変換モードにおいて、該信号増幅手段の利得を切り替えるだけで、各ビット変換モードに対応でき回路素子数を低減した逐次比較ADコンバータを実現した。

【0011】また本発明において、該信号入力端子(1)にAD変換前の信号が印加され、該信号増幅手段

(2)によって1又は2倍され、該コンパレータ(3)の2値比較動作が終了した後に、該コンパレータの出力がアクティブの時、該AD変換前の信号から該基準電圧分の信号を減算処理し、該コンパレータの出力がノンアクティブの時、該AD変換前の信号から該基準電圧分の信号を減算処理しない演算処理実行後、該信号増幅手段の出力を第一のスイッチ手段(11)を導通させ該サンプルホールド回路(5)に入力されることを特徴とする半導体集積回路を提供する。

【0012】すなわち本発明によれば1個のコンパレータすなわち1ビットのADコンバータにより、量子化した結果をもとに変換される入力アナログ信号に適応した処理を行い、次の変換ビットの入力情報として保持して置くことで、変換ビット数が増えてもハード的には、1ビットのADコンバータのみで実現することができ、変換ビット数が増加しても高精度なAD変換が可能となった。

【0013】また、本発明によれば、該信号増幅手段が演算増幅器(図3の2)より構成され、該演算増幅器の非反転入力端子が第一の容量手段(図3の23)を介して第二の切換手段(図3の20)と接続され、該第二の切換手段の一方は第二の基準電圧(図3の27)に接続され、他方は該第一の切換手段(図3の8)の出力と接続されており、反転入力端子は第二の容量手段(図3の24)を介して第三の切換手段(図3の9)と接続されかつ、第三の容量手段(図3の25)を介して該演算増幅器の出力とも接続されており、該第三の切換手段の一方は、接地電位(図3の27)と、他方は第一の基準電圧(図3の12)と接続された構成となっており、該第三の切換手段は、該コンパレータの2値出力でコントロールされることを特徴とする半導体集積回路を提供する。

【0014】すなわち本発明によれば、演算増幅器の非反転入力端子に接続されている第一の容量手段を介して、基準電圧値と入力信号値を交互に書き込むことで該基準電圧値からの入力電圧値の差分を正確に入力することを可能とし、該演算増幅器等のオフセットの影響を受けない正確な信号処理を可能とした。また該演算増幅器の反転端子に接続された第二の容量手段を介して接地電位又は基準電圧値に接続されるスイッチ(切換手段)を持ち、リセット時には基準電圧値に、AD変換後は該コンパレータすなわち1ビットADコンバータの出力結果により、該基準電圧値か接地電位のいずれかに接続することにより、比較された入力アナログ信号の下位ビットへの変換動作がシンプルな制御と回路構成で実現できる為、レンジ変換の精度を大幅に向上することが可能となり、逐次比較型ADコンバータの量子化変換ビット数を大幅に増大することを可能とした。

【0015】また本発明によれば、該第三の切換手段(図3の9)が該コンパレータ(図3の3)の2値出

力がアクティブの時、該第一の基準電源（図3の12）と接続され、ノンアクティブの時、接地電位（図3の27）と接続されることを特徴とする半導体集積回路を提供する。

【0016】すなわち本発明によれば、ビット変換結果に応じて、ビット出力が“H”ならば入力アナログ信号からフルレンジの半分の電圧を引き帰還ループに戻し、ビット出力が“L”ならば入力アナログ信号は無処理のまま該帰還ループに戻すことにより、次のビット出力の比較の為に必要な減算処理等を、容量結合された演算増幅器1段のみで可能とし、精度の向上はもちろんのこと、特別な回路を必要とせず処理回路を実現したことにより、低消費電力化も可能となった。

【0017】この様に本発明によれば、容量結合型演算増幅器とサンプルホールド回路及び1ビットの量子化コンパレータを用いて、上位ビットのMSBから順に量子化判定後、その量子化結果に基づき入力アナログ信号に減算処理、レンジ拡大処理を行い、処理後のアナログ信号を入力に帰還し、次のビットの量子化動作を行う信号巡回回路構成を取ることにより、1段の容量結合型演算増幅器とサンプルホールド回路という簡単な構成でアナログ処理を高精度化したことで回路規模が小さい高集積化が可能でかつ低消費電力が実現でき、量子化変換誤差を飛躍的に改善した多ビット長の逐次比較型AD変換器を実現できる。

【0018】

【実施例】以下、本発明による実施例について、図面を参照しつつ詳細に説明する。

〔第1の実施例〕図1は、本発明の第1の実施例を示す回路図である。図1において入力端子1に、AD変換されるアナログ信号が印加され、スイッチ手段8、9、10を通してコンパレータ3の非反転入力端子（+入力端子）に入力される。コンパレータ3の反転入力端子（-入力端子）には、基準電源12から基準電圧が印加されており、入力端子1に印加されたアナログ信号が基準電源12の基準電圧よりも大きいときはコンパレータ3の出力は“H”に、小さいときはコンパレータ3の出力は“L”になる。なお基準電源12は、AD変換するアナログ信号の取りうる電圧フルレンジ $V_{full}$ の1/2の電圧値（ $V_{ref}$ ）を持った直流電圧源である。すなわち、 $V_{ref} = V_{full}/2$ の関係にある。本実施例における逐次比較型ADコンバータは最上位桁MSBより逐次AD変換されていくので、上記説明の動作は、MSB時変換の時のモードである。入力端子1に印加されたアナログ信号が基準電源12の基準電圧よりも大きくコンパレータ3の出力が“H”のとき、MSBの量子化値を1に決定すると共に、スイッチ手段9を制御し入力端子1に印加されたアナログ信号から基準電源12の基準電圧値を引く減算処理回路7の出力をスイッチ9の出力とする。

【0019】次に下位ビットのAD変換の為の前処理として、減算処理をしたアナログ信号を2倍増幅する信号増幅手段2を通して、信号を2倍増幅しレンジ拡大処理を行いスイッチ手段10の出力とする。入力端子1に印加されたアナログ信号が基準電源12の基準電圧よりも小さくコンパレータ3の出力が“L”の時、MSBの量子化値を0に決定すると共に、スイッチ手段9を制御し入力端子1に印加されたアナログ信号を、そのままスイッチ手段9の出力とする。次に下位ビットのAD変換の為の前処理として、スイッチ手段9の出力であるアナログ信号を2倍増幅する信号増幅手段2を通して、信号を2倍増幅しレンジ拡大処理を行いスイッチ手段10の出力とする。この様に下位ビット変換用に加工されたアナログ信号はスイッチ手段11を介して第一のサンプルホールド回路（S/H）5に入力され一時保持される。AD変換処理部での量子化動作が終了するとスイッチ手段11をオフ、スイッチ手段13をオンし、サンプルホールド回路5に保持されていた、次のビットのAD変換用のアナログ信号を第二のサンプルホールド回路（S/H）6に入力し、スイッチ手段13をオフすることでこの値を保持する。スイッチ手段8はサンプルホールド回路6の出力をAD変換処理部へ入力するモードとなり、MSB以外のビットの処理は、サンプルホールド回路6の出力がスイッチ手段8の出力になる様に設定される。すなわちMSB以外の処理ではAD変換処理部の出力信号は、サンプルホールド回路5、6を介してAD変換処理部の入力に帰還される。

【0020】図2は本実施例のAD変換アーキテクチャの説明図である。図2の説明は例として3ビットの本実施例における逐次比較型ADコンバータの場合であるが、本発明によるADコンバータはむしろ、このビット数に限ったものではない。

【0021】図1の入力端子1に印加されるアナログ信号を図2の14に示す。119はMSBにおける入力アナログ信号の量子化レンジであり、量子化範囲は3ビットすなわち8通りに等分割それぞれの量子化範囲に量子化代表点000から111までが割り当てられている。図1のコンパレータの基準電源12の基準電位、すなわち $V_{ref}$ は量子化レンジ119の中心に位置し、この値を超えた場合、図1のコンパレータ3の出力は“H”になりMSBの量子化コードは“1”に確定する。入力アナログ信号がこの値を超えなかった場合、コンパレータ3の出力は“L”となりMSBの量子化コードは“0”に確定する。図2の例では、入力アナログ信号14が基準電位 $V_{ref}$ 12よりも小さい為、コンパレータ（Comp）3の出力は“L”となり、MSBの“0”が確定する。

【0022】次に下位ビットであるMSB-1ビットの量子化を行う為、MSBにおけるアナログ信号が基準電位 $V_{ref}$ 12を超えずコンパレータ3の出力は“L”

であったので、図1の減算処理回路7は通さず、2倍のゲインを持った信号増幅手段2によりアナログ増幅され、2倍のレンジ拡大を行い図2の15に示すアナログ信号となり、図1のサンプルホールド回路5、6を介してAD変換処理部の入力に帰還され、MSB-1の位としてAD変換される。この時、レンジ拡大後の信号である為、AD変換処理部に入力された図2のアナログ信号15に対応する量子化レンジ120はMSB時の量子化レンジ119の基準電位Vref12以下のレベルを2倍したのとなり、MSB-1の位の量子化を実現している。量子化レンジ120は量子化レンジ119に対して2倍にレンジに拡大されているので、フルレンジを4通りに分割した量子化範囲をもち、図1のコンパレータ3の基準電源の基準電位Vref12は量子化レンジ120の中心に位置し、この値を超えた場合、図1のコンパレータ3の出力は“H”になりMSB-1の量子化コードは“1”に確定する。入力アナログ信号がこの値を超えなかった場合、コンパレータ3の出力は“L”となりMSB-1の量子化コードは“0”に確定する。図2の例では、入力アナログ信号15が基準電位Vref12よりも大きい為、コンパレータ3の出力は“H”となり、MSB-1の“1”が確定する。

【0023】次に下位ビットであるMSB-2ビットの量子化を行う為、MSB-1におけるアナログ信号15が基準電位Vref12を超えコンパレータ3の出力は“H”であったので、図1の減算処理回路7に入力されたアナログ信号15から基準電源Vref12に相当するアナログ信号16の部分の減じたアナログ信号17は、2倍のゲインを持った信号増幅手段2によりアナログ増幅され、2倍のレンジ拡大を行い図2に示すアナログ信号18となり、図1のサンプルホールド回路5、6を介してAD変換処理部の入力に帰還され、MSB-2(LSB)の位としてAD変換される。この時、レンジ拡大後の信号である為、AD変換処理部に入力された図2のアナログ信号18に対応する量子化レンジ121はMSB-1時の量子化レンジ120の基準電位Vref12以上のレベルを2倍したのとなり、MSB-2の位の量子化の為のレンジ拡大処理を実現している。量子化レンジ121は量子化レンジ120に対して2倍にレンジ拡大されているので、フルレンジを2通りに分割した量子化範囲をもち、図1のコンパレータ3の基準電源の基準電位Vref12は量子化レンジ121の中心に位置し、この値を超えた場合、図1のコンパレータ3の出力は“H”になり、MSB-2(LSB)の量子化コードは“1”に確定する。入力アナログ信号がこの値を超えなかった場合、コンパレータ3の出力は“L”となりMSB-2(LSB)の量子化コードは“0”に確定する。図2の例では、入力アナログ信号18が基準電位Vref12よりも大きい為、コンパレータ3の出力は“H”となり、MSB-2(LSB)の“1”が確定す

る。これにより、MSB、MSB-1、MSB-2(LSB)と順に逐次比較され011のAD変換コードがエンコードされる。

【0024】この様にAD変換したアナログ信号をレンジ拡大処理し、帰還巡回させ、再度AD変換することにより、シンプルな回路構成により高精度の逐次比較が可能となった。すなわち従来例で示したDAコンバータ54を必要とせず、AD変換の量子化ビット数を増加させても、従来例の様に内蔵のDAコンバータ54の変換精度でAD変換の精度が決り高精度化が難しかったのに対し、本実施例によれば、減算処理回路7の減算精度とレンジ拡大処理の信号増幅手段2及びコンパレータ3の判定精度のみで決まる為、量子化ビット数を上げてもAD変換の量子化誤差の増加にはつながらず、多ビットの高精度な逐次比較型ADコンバータを可能とした。

〔第2の実施例〕図3は、本発明の第2の実施例を示す回路図である。図3において、入力端子1に、AD変換されるアナログ信号が印加され、スイッチ手段8に入力される。スイッチ手段8の他方の入力端子は第二のサンプルホールド回路6に接続されており、MSB以降のアナログ変換信号が保持されている。スイッチ手段8の出力はスイッチ手段20に入力され、スイッチ手段20の他方の入力端子は、接地電位27に接続されている。スイッチ手段20の出力は第一の容量手段23に接続され、第一の容量手段23の他方の端子は、演算増幅器2の非反転入力端子(+入力端子)に接続される。演算増幅器2の反転入力端子(-入力端子)には、第二の容量手段24と第三の容量手段25が共通接続されており、第三の容量手段25の他方の端子は演算増幅器2の出力に接続され、容量結合の帰還ループを形成する。第二の容量手段24の他方の端子はスイッチ手段9の出力が接続され、スイッチ手段9の一方の入力端子は基準電源12に接続され、他方の入力端子は接地電位27に接続されている。又スイッチ手段9の制御端子はコンパレータ3の出力でコントロールされ、ここで信号減算処理が行われる。また演算増幅器2の出力はスイッチ手段22を通して演算増幅器2の反転入力端子に接続され、リセット制御信号26をアクティブにすることで、演算増幅器2をゲイン1のボルテージフォロアモードにセットする。演算増幅器2の非反転入力端子と第一の容量手段23の共通接続点にはスイッチ手段21を通して、接地電位27に接続されており、リセット制御信号28でオンし、演算増幅器2の非反転入力端子を接地電位27にリセットする。演算増幅器2の出力は、コンパレータ3の非反転入力端子とスイッチ手段11に接続されており、コンパレータ3の反転入力端子には、基準電源の基準電圧Vref12が印加され、演算増幅器2の出力が基準電位Vref12より大きい場合は“H”を出力し、小さい場合は“L”を出力する。このコンパレータ3の出力



が逐次比較されている入力アナログ信号の量子化出力であり、かつスイッチ手段9の制御信号となり、AD変換後の入力アナログ信号の後処理(減算処理か、何もしないか)を制御している。AD変換後の入力アナログ信号の後処理された信号は、スイッチ手段11を通して第一のサンプルホールド回路5に入力され、次桁のAD変換用アナログ信号として、保持される。保持された信号はスイッチ手段13を通して第二のサンプルホールド回路6に入力され、第二のサンプルホールド回路6の出力からMSB以降のAD変換用アナログ信号 $V_{in}$ がスイッチ手段8を通して入力部に巡回帰還される。

【0025】以後、各モードにおける動作を図面を用いて説明する。図4～図7を用いてMSB変換時の回路動作を説明する。図3において、スイッチ手段8を入力端子1側に倒し、最初にAD変換するアナログ信号をスイッチ手段20の入力端子に印加する。この時の等価回路を図4に示す。

【0026】演算動作に入る前に必ずリセットモードを持ち各容量手段の初期値を設定する。スイッチ手段20は接地電位27に接続され、スイッチ手段21はオンし接地電位27に接続され、スイッチ手段22はオンし演算増幅器2の出力と反転入力端子をショートし演算増幅器2をボルテージフォロアのモードに固定する。スイッチ手段9は接地電位27に接続される。図5はMSB変換リセット時の等価回路図である。第一の容量手段23の両端は接地電位27に接続され、演算増幅器2の反転入力端子は、出力とショートされボルテージフォロアとなっており、演算増幅器2の非反転入力端子は接地電位27に接続されている為、演算増幅器2の出力も接地電位27と同電位となる。

【0027】次にスイッチ手段20を入力端子1側に倒し、入力アナログ信号を取り込み量子化処理する。この信号入力比較モードを図6に示す。第一の容量手段23の片側には入力端子1が接続され、端子の電位は接地電位から入力されたアナログ信号に変化する。容量手段23の他方の端子に接続されているスイッチ手段21はオフとなるので、演算増幅器2の非反転入力端子は高インピーダンスであるのでこのポイントはフローティングとなり、第一の容量手段23の入力端子の電位の変化分と同じだけ変化する為、演算増幅器2の出力は $V_{in}$ と等しくなる。コンパレータ3はこの $V_{in}$ を受け、入力アナログフルレンジの1/2の電圧である基準電源の基準電圧 $V_{ref12}$ と比較され、 $V_{in}$ が基準電圧 $V_{ref12}$ よりも大きい場合“H”を出力しMSBの量子化コードを“1”に確定し、 $V_{in}$ が基準電圧 $V_{ref12}$ よりも小さい場合“L”を出力しMSBの量子化コードを“0”に確定し、出力端子4に出す。

【0028】回路はここでMSB変換動作を終えMSB-1変換の為の前処理及びレンジ拡大処理に移行する。図7に後処理及びレンジ拡大処理モードの等価回路図を

示す。コンパレータ3の出力4はスイッチ手段9の制御端子に接続されており、 $V_{in}$ が基準電圧 $V_{ref12}$ よりも小さい場合、スイッチ手段9の制御端子には“L”が入力され、接地電位27に接続されたままの状態となる。この時、スイッチ手段22はオフし演算増幅器2の反転入力端子と出力の間には、第三の容量手段25が接続された形となる。第二の容量手段24と第三の容量手段25の容量値は等しく設定されており、スイッチ手段22がオフすると同時に、演算増幅器2のゲインは2倍に設定され、MSB変換時に用いた入力アナログ信号 $V_{in}$ を2倍して出力する。この時、スイッチ手段11は、演算増幅器2のゲインが1から2倍に推移する間はオンし、ゲインが2倍に設定されて出力が安定した時点でオフする。このサンプリング動作により第一のサンプルホールド回路5にはMSB時に比較した $V_{in}$ の2倍の電圧を保持することになり、次の下位ビットの量子化動作時にAD変換部のアナログ入力端子に巡回帰還させる。 $V_{in}$ が基準電源の基準電圧 $V_{ref12}$ よりも大きい場合、スイッチ手段9の制御端子には“H”が入力され、スイッチ手段9は入力を接地電位27から基準電圧 $V_{ref12}$ に切り替える。この時点でスイッチ手段22はオフし演算増幅器2の反転入力端子と出力の間には、第三の容量手段25が接続された形となる。第二の容量手段24と第三容量手段25の容量値は等しく設定されており、スイッチ手段22がオフすると同時に、スイッチ手段9も接地電位27から基準電圧 $V_{ref12}$ に推移する為、 $V_{in}$ から $V_{ref}$ を引いた $V_{in}-V_{ref}$ を演算増幅器2が2倍して出力する。この時、スイッチ手段11は、演算増幅器2のフローティングポイントが $V_{in}-V_{ref}$ 演算を行い、ゲインが1から2倍に推移する間はオンし、ゲインが2倍に設定されて出力が安定した時点でオフする。このサンプリング動作により第一のサンプルホールド回路5にはMSB時に比較した $V_{in}$ から $V_{ref}$ を引いた電圧の2倍の値を保持することになり、次の下位ビットの量子化動作時にAD変換部のアナログ入力端子に巡回帰還させる。

【0029】以上、図4～図7で説明した通り、容量結合型演算増幅器を用いてMSB変換後、処理ゲイン1で信号増幅された入力アナログ信号はコンパレータ3により基準電圧 $V_{ref12}$ と比較され量子化されると共に、次の桁MSB-1の処理為、入力アナログ信号を後処理(量子化コードが“0”の時、何もせず、量子化コードが“1”の時、 $V_{in}-V_{ref}$ の減算処理を行う。)及びレンジ拡大処理(後処理後のアナログ信号を2倍して、AD変換される次の桁MSB-1のスケールに合わせる。)をしサンプルホールド回路を通して入力に巡回帰還させる。

【0030】MSB以降特にMSB-1ビットのAD変換のアーキテクチャーを、図8～図11を用いて説明する。

【0031】図8に、MSB-1のAD変換時の等価回路を示す。スイッチ手段8を、後処理及びレンジ拡大処理が施されたMSB-1桁用アナログ信号電圧が保持されている第二のサンプルホールド回路6の出力側に倒し、この信号を次のAD変換用アナログ信号として入力する。またスイッチ手段13をオフにして第二のサンプルホールド回路6には、MSB-1桁用アナログ信号電圧を保持した状態を保つ。

【0032】演算動作に入る前に必ずリセットモードを持ち各容量手段の初期値を設定する。スイッチ手段20は接地電位27に接続され、スイッチ手段21はオンし接地電位27に接続され、スイッチ手段22はオンし演算増幅器2の出力と反転入力端子をショートし演算増幅器2をボルテージフォロアのモードに固定する。スイッチ手段9は接地電位27に接続される。図9はMSB-1変換リセット時の等価回路図である。第一の容量手段23の両端は接地電位27に接続され、演算増幅器2の反転入力端子は、出力とショートされボルテージフォロアとなっており、演算増幅器2の非反転入力端子は接地電位27に接続されている為、演算増幅器2の出力も接地電位27と同電位となる。

【0033】次にスイッチ手段20をスイッチ手段8側(第二のサンプルホールド回路6の出力側)に倒し、MSB-1桁用アナログ信号電圧を取り込み量子化処理する。このMSB-1桁用アナログ信号入力比較モードを図10に示す。第一の容量手段23の片側には第二のサンプルホールド回路6の出力が接続され、端子の電位は接地電位から入力されたMSB-1桁用アナログ信号電圧29に変化する。容量手段23の他方の端子に接続されているスイッチ手段21はオフとなるので、演算増幅器2の非反転入力端子は高インピーダンスであるのでこのポイントはフローティングとなり、第一の容量手段23の入力端子の電位の変化分と同じだけ変化する為、演算増幅器2の出力はMSB-1桁用アナログ信号電圧29と等しくなる。コンパレータ3はこのMSB-1桁用アナログ信号電圧を受け、入力アナログフルレンジの1/2の電圧である基準電圧Vref12と比較され、MSB-1桁用アナログ信号電圧が基準電圧Vref12よりも大きい場合“H”を出力しMSB-1の量子化コードを“1”に確定し、MSB-1桁用アナログ信号電圧が基準電圧Vref12よりも小さい場合“L”を出力しMSB-1の量子化コードを“0”に確定し、出力端子4に出す。

【0034】回路はここでMSB-1桁変換動作を終えMSB-2桁変換の為、MSB-1桁アナログ信号の後処理及びレンジ拡大処理に移行する。図11に前処理及びレンジ拡大処理モードの等価回路図を示す。コンパレータ3の出力端子4はスイッチ手段9の制御端子に接続されており、MSB-1桁用アナログ信号電圧が基準電圧Vref12よりも小さい場合、スイッチ手段9の制

御端子には“L”が入力され、接地電位27に接続されたままの状態となる。この時、スイッチ手段22はオフし演算増幅器2の反転入力端子と出力の間には、第三の容量手段25が接続された形となる。第二の容量手段24と第三の容量手段25の容量値は等しく設定されており、スイッチ手段22がオフすると同時に、演算増幅器2のゲインは2倍に設定され、MSB-1変換時に用いたMSB-1桁用アナログ信号電圧を2倍して出力する。この時、スイッチ手段11は、演算増幅器2のゲインが1から2倍に推移する間はオンし、ゲインが2倍に設定されて出力が安定した時点でオフする。このサンプリング動作により第一のサンプルホールド回路5にはMSB-1時に比較したMSB-1桁用アナログ信号電圧の2倍の電圧を保持することになり、次の下位ビットMSB-2の量子化動作時にAD変換部のアナログ入力端子に巡回帰還させる為、第一のサンプルホールド回路5に保持されているMSB-1桁用アナログ信号電圧をスイッチ手段13をオンにして第二のサンプルホールド回路6に転送する。MSB-1桁用アナログ信号電圧が基準電圧Vref12よりも大きい場合、スイッチ手段9の制御端子には“H”が入力され、スイッチ手段9は入力を接地電位27から基準電圧Vref12に切り替える。この時点でスイッチ手段22はオフし演算増幅器2の反転入力端子と出力の間には、第三の容量手段25が接続された形となる。第二の容量手段24と第三の容量手段25の容量値は等しく設定されており、スイッチ手段22がオフすると同時に、スイッチ手段9も接地電位27から基準電圧Vref12に推移する為、MSB-1桁用アナログ信号電圧からVrefを引いた、(MSB-1桁用アナログ信号電圧) - Vrefを演算増幅器2が2倍して出力する。この時、スイッチ手段11は、演算増幅器2のフローティングポイントが(MSB-1桁用アナログ信号電圧) - Vref演算を行い、ゲイン1から2倍に推移する間はオンし、ゲインが2倍に設定されて出力が安定した時点でオフする。このサンプリング動作により第一のサンプルホールド回路5にはMSB-1時に比較したMSB-1桁用アナログ信号電圧からVrefを引いた電圧の2倍の値を保持することになり、次の下位ビットMSB-2の量子化動作時にAD変換部のアナログ入力端子に巡回帰還させる為、第一のサンプルホールド回路5に保持されているMSB-1桁用アナログ信号電圧をスイッチ手段13をオンにしてサンプルホールド回路6に転送する。

【0035】以上、図8～図11で説明した通り、容量結合型演算増幅器を用いてMSB-1桁のAD変換時、処理ゲイン1で信号増幅された入力アナログ信号はコンパレータ3により基準電圧Vref12と比較され量子化されると共に、次の桁MSB-2の処理為、MSB-1桁用アナログ信号電圧を後処理(量子化コードが“0”の時、何もせず、量子化コードが“1”の時、M

SB-1 桁用アナログ信号電圧-Vrefの減算処理を行う。)及びレンジ拡大処理(後処理後のアナログ信号を2倍して、AD変換される次の桁MSB-2のスケールに合わせる。)をしサンプルホールド回路を通して入力に巡回帰還させる。

【0036】この様にAD変換したアナログ信号をレンジ拡大処理し、巡回帰還させ、再度AD変換することにより、シンプルな回路構成により高精度の逐次比較が可能となった。すなわち従来例で示したDAコンバーター54を必要とせず、AD変換の量子化ビット数を増加させても、従来例の様に内蔵のDAコンバーター54の変換精度でAD変換の精度が決り高精度化が難しかったのに対し、本実施例によれば、容量結合型演算増幅器の演算精度及びコンパレーターの判定精度のみで決まる為、量子化ビット数を上げてAD変換の量子化誤差の増加にはつながらず、多ビットの高精度な逐次比較型ADコンバーターを可能とした。また、従来例の逐次比較型ADコンバーターでは、量子化ビット数を増加すると内蔵されるDAコンバーター54のビット数もNビット化しなければならず、回路規模が増加したが、本実施例による回路では量子化ビット数をあげても回路の増加はなく、高集積度、低消費電力の逐次比較型ADコンバーターを可能とした。

【0037】

【発明の効果】以上説明したように、本発明によれば、MSBより逐次変換するADコンバーターにおいて、信号増幅手段とサンプルホールド回路を用いてAD変換したアナログ信号を、その桁の量子化結果に基づき減算処理やレンジ拡大処理を実行して、次桁の処理可能なアナログ電圧に変換してから、入力に帰還し次桁のAD変換を行う処理を単一のハードウェアで実現したことにより、シンプルな回路構成により高精度の逐次比較AD変換動作が可能となった。また量子化ビット数を増加してもハードウェアの増加が無いフレキシブルな回路を採用したことで、高集積度、低消費電力の逐次比較型ADコンバーターを可能とした。

【図面の簡単な説明】

【図1】本発明の第一実施例を示す回路図である。

【図2】第一実施例のアーキテクチャーの説明図である。

【図3】本発明の第二実施例を示す回路図である。

【図4】第二実施例のMSB変換時の動作を説明する回路図である。

【図5】第二実施例のMSB変換時の動作を説明する回路図である。

【図6】第二実施例のMSB変換時の動作を説明する回路図である。

【図7】第二実施例のMSB変換時の動作を説明する回路図である。

路図である。

【図8】第二実施例のMSB以降のビットのAD変換の動作を説明する回路図である。

【図9】第二実施例のMSB以降のビットのAD変換の動作を説明する回路図である。

【図10】第二実施例のMSB以降のビットのAD変換の動作を説明する回路図である。


【図11】第二実施例のMSB以降のビットのAD変換の動作を説明する回路図である。

【図12】従来の逐次比較型ADコンバーターの回路図である。


【符号の説明】

- 1 入力端子
- 2 信号増幅手段
- 3 コンパレーター
- 4 出力端子
- 5 第一のサンプルホールド回路
- 6 第二のサンプルホールド回路
- 7 減算処理回路
- 8 スイッチ手段
- 9 スイッチ手段
- 10 スイッチ手段
- 11 スイッチ手段
- 12 基準電圧Vref
- 13 スイッチ手段
- 14 アナログ信号
- 15 アナログ信号
- 16 アナログ信号
- 17 アナログ信号
- 18 アナログ信号
- 19 量子化レンジ
- 20 量子化レンジ
- 21 量子化レンジ
- 22 スイッチ手段
- 23 スイッチ手段
- 24 スイッチ手段
- 25 第一の容量手段
- 26 第二の容量手段
- 27 第三の容量手段
- 28 リセット信号
- 29 接地電位
- 30 リセット信号
- 31 MSB-1 桁用アナログ信号電圧
- 32 入力端子
- 33 コンパレーター
- 34 制御回路
- 35 比較制御レジスタ
- 36 DAコンバーター


【図1】




【図2】




【図3】




【図4】




【図5】




【図6】




【図7】




【図8】




【図9】




【図12】



【図10】



【図11】



フロントページの続き

(72)発明者 大見 忠弘  
宮城県仙台市青葉区米ヶ袋2-1-17-  
301

(72)発明者 柴田 直  
東京都江東区越中島1丁目3番地16-411  
号